PCIE Design Verification Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world.

Our mission is to build great products that accelerate next-generation computing experiences the building blocks for the data center, artificial intelligence, PCs, gaming and embedded.

Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges.

We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. AMD together we advance THE ROLE : AMD is looking for a Design Verification Engineer willing to take on the challenge of becoming part of the PCIe and PHY Interoperability Design Verification team.

In this role you will be given an opportunity to work on the next generation technology that will be part of future AMD Microprocessors powering Gaming Consoles, Servers and Personal Computers as well as Graphics Cards and VR sets.

This team is responsible for the Verification and Interoperability of PCIe PHY IPs into PCIe Sub-Systems. The team is responsible for verifying a balanced architecture between power consumption and performance, delivering high complexity RTL code and Verification components, as well as creating advanced testbenches using leading-edge verification techniques.

THE PERSON : A successful candidate will work with senior silicon design engineers. The candidate will be highly accurate and detail-oriented, possessing good communication and problem-solving skills.

KEY RESPONSIBILITIES : Work with high-speed, low power digital circuit designs from definition to implementation Verification of critical high speed digital designs using both coverage driven random and directed testing techniques as well as Formal verification.

Own some or all aspects of the Verification flow from initial test planning to coverage convergence and sign-off closure for one or more features and aspects of Sub-System level IP interoperability.

Building testbench components as well as developing test and sequence libraries, by applying industrial Verification techniques with UVM methodology.

PREFERRED EXPERIENCE : Strong background in ASIC Design Flow Expertise in Design Verification Proficient in SystemVerilog and scripting languages like Python, Perl, Ruby, Makefile, shell Experience verifying complex designs using UVM Proficient in debugging firmware and RTL code using simulation tools Automating workflows in a distributed compute environment.

Familiarity with industry standard high-speed protocols such as PCIe, SATA, USB or Ethernet Experience with verification of Hardware-Firmware interaction is highly desirable Exposure to simulation profile, efficiency improvement, acceleration, HLS tools / process Strong analytical and problem solving skills with pronounced attention to detail Capable of independently driving tasks and activities to completion in an organized and timely manner with excellent quality ACADEMIC CREDENTIALS : Bachelors or Masters degree in Computer Engineering / Electrical Engineering LOCATION : Markham #LI-SH1 #HYBRID Benefits offered are described : AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and / or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.

We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

THE ROLE : AMD is looking for a Design Verification Engineer willing to take on the challenge of becoming part of the PCIe and PHY Interoperability Design Verification team.

In this role you will be given an opportunity to work on the next generation technology that will be part of future AMD Microprocessors powering Gaming Consoles, Servers and Personal Computers as well as Graphics Cards and VR sets.

This team is responsible for the Verification and Interoperability of PCIe PHY IPs into PCIe Sub-Systems. The team is responsible for verifying a balanced architecture between power consumption and performance, delivering high complexity RTL code and Verification components, as well as creating advanced testbenches using leading-edge verification techniques.

THE PERSON : A successful candidate will work with senior silicon design engineers. The candidate will be highly accurate and detail-oriented, possessing good communication and problem-solving skills.

KEY RESPONSIBILITIES : Work with high-speed, low power digital circuit designs from definition to implementation Verification of critical high speed digital designs using both coverage driven random and directed testing techniques as well as Formal verification.

Own some or all aspects of the Verification flow from initial test planning to coverage convergence and sign-off closure for one or more features and aspects of Sub-System level IP interoperability.

Building testbench components as well as developing test and sequence libraries, by applying industrial Verification techniques with UVM methodology.

PREFERRED EXPERIENCE : Strong background in ASIC Design Flow Expertise in Design Verification Proficient in SystemVerilog and scripting languages like Python, Perl, Ruby, Makefile, shell Experience verifying complex designs using UVM Proficient in debugging firmware and RTL code using simulation tools Automating workflows in a distributed compute environment.

Familiarity with industry standard high-speed protocols such as PCIe, SATA, USB or Ethernet Experience with verification of Hardware-Firmware interaction is highly desirable Exposure to simulation profile, efficiency improvement, acceleration, HLS tools / process Strong analytical and problem solving skills with pronounced attention to detail Capable of independently driving tasks and activities to completion in an organized and timely manner with excellent quality ACADEMIC CREDENTIALS : Bachelors or Masters degree in Computer Engineering / Electrical Engineering LOCATION : Markham #LI-SH1 #HYBRIDBenefits offered are described : AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and / or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.

We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.